FIND YOUR DREAM JOB

Sign In
 [New User? Sign Up]
Mobile Version

DFT Enginees


Source:
TIMESJOBS.COM
Location:
Secunderabad, Telangana
Date:
14-11-2016
Job Code:
58286167
Categories:
  • IT
Applying for this job will take you to an external site
  •  
  • Shortlist
  • Email Friend
  • Print

Job Details

Will be involved in all aspects of ASIC Implementation including low power synthesis, low power back end implementation, design for test (DFT) of complex SOC development flow including DFT architecture, Boundary Scan implementation, Memory BIST insertion, Scan insertion, ATPG pattern generation, verification of patterns and post silicon ATE supportJob Requirements Knowledge of high speed synthesis preferably (RTL compiler from Cadence).DFT on complex SOC designs using industry standard DFT flows, preferably from Mentor GraphicsHands-on experience on ASIC/SOC design, verification flows and methodologiesKnowledge of Boundary scan/JTAG/BSDLSolid knowledge of Scan and BIST is essentialUnderstanding with Verilog/VHDLFamiliarity with Scan insertion/tracingATPG, stuck-at, at-speed coverage reporting/enhancementPattern/vector generationDebugging skills with timing simulationsFormal verification and Lint tools experience desirableInterface with RTL integration, PD and FV engineers to resolve/debug issuesExpertise in scripting language such as PERL, TCL is highly desirableExperience in silicon bringup on ATEKnowledge of ATE based silicon qualification and characterization Debugging skills for convergence between DFT/functional vectors and ATE vectors
Degree: ME/ M.Tech./ MS (Engg/ Sciences)

Additional Degree: BE/ B.Tech (Engineering)

Experience: 10-15

Requirements

Hardware Design | Network Planning
Applying for this job will take you to an external site

FEATURED JOBS

© Copyright 2015 Al Nisr Publishing LLC - powered by Gulf News